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Direct Copper Bonding for Power Interconnects:
Design, Manufacturing and Test
Bassem Mouawad, Benoit Thollin, Cyril Buttay, Member, IEEE, Laurent Dupont, Vincent Bley,
Damien Fabre`gue, Maher Soueidan, Benoıˆt Schlegel, Julien Pezard, Jean-Christophe Crebier
Abstract—3D power module structures allow for better cooling
and lower parasitic inductances compared to the classical planar
technology. In this paper, we present a 3D technology that uses an
innovative assembly method (direct copper-to-copper bonding).
The concept and manufacturing process of this technology is
described in details. Accurate electrical characterization is then
performed to compare its performance with that of classical
planar structures.
Index Terms—Three-dimensional packaging, power electron-
ics, Spark Plasma Sintering, semiconductor device packaging
I. INTRODUCTION
THE VAST MAJORITY of the power modules producedtoday have the structure presented in figure 1(a) (planar
structure, [1]): the bottom side of the power semiconductor
devices is attached to a ceramic substrate (direct bonded cop-
per, DBC), usually using solder, and the top side is connected
using wirebonds.
Although widely used, this planar structure has some draw-
backs. The wirebonds have reliability issues when submitted
to thermal cycling [2], and they generate stray inductances in
the order of 10 nH [3], causing switching losses and electro-
magnetic interferences (EMI). Other limitations of the planar
structure include its large surface area (because all electrical
interconnects are performed on the same plane, the uppermost
copper layer of the DBC substrate), and its limited thermal
performance. Indeed, with this structure, the heat dissipated
by the power dies is removed through the bottom side only.
As a consequence, many alternative structures have been
presented in the recent years. These 3-dimensional (3D)
structures offer replacement for the wirebond interconnects. A
review of some of the 3D structures is proposed in [4] and [5],
but although they present innovative interconnect solutions,
most of them still provide cooling through one side of the die
only.
3D structures with double-side cooling capability are listed
in [6]. Most have a “sandwich” configuration, i.e the dies are
sandwiched between two DBC substrates. They differ in the
way the dies are bonded to the substrates and in the way they
are cooled. Regarding bonding solutions, one can list solder
bumps [7], soldered copper cylinders [8], diffusion-bonded
copper posts [9], direct soldering [10], or more recently
pressure contacts [3].
Among these, we will focus on the “copper posts” structure
(Fig. 1(b)). Here, copper posts are electrolytically grown on
the surface of the power dies. They are then bonded to the
metal layer of a DBC substrate [9]. In this previous study, a
layer of tin was used to join the copper elements.
Fig. 1. Power electronics packaging concepts: (a) the planar structure, which
is widely used today and (b) a ”3D” concept that allows cooling of the die
on both sides.
Recently, we presented a simpler solution to bond two
copper parts together: the direct copper-copper bonding pro-
cess [11], in which the two parts are simply pressed against
each other in vacuum and heated to 200 to 300 °C. This results
in a strong bond, without requiring any additional bonding ma-
terial. This technique and its application to power electronics
packaging as a replacement for soldering are presented below.
In this paper, we describe the manufacturing process of
a copper-post-based sandwich structure which is assembled
using direct bonding only (section III). An electrical test set-
up, dedicated to the accurate characterization of the assembly,
is presented in section IV. The corresponding results are given
in section V, and discussed in section VI.
II. CONCEPT OF THE STRUCTURE
The power module concept developed in the present ar-
ticle is shown in Fig. 1(b). A power semiconductor die is
inserted between two DBC substrates, allowing cooling from
both sides. On the top side of the die, some copper posts
provide spacing between the die and the top substrate. This
spacing prevents the top substrate from short-circuiting the
edge protections of the die.
The posts are also useful to accommodate height differences
between dies in a multi-chip power module: different types of
dies are commonly used in a single module (such as IGBT
and diode, for example), and they do not always have the
same thickness. This is not an issue for a “classical” power
module (Fig. 1(a)), as it uses wirebonding. In the case of the
“sandwich” package (Fig. 1(b)), however, the topside contacts
of all the dies must be aligned for proper connection with the
top substrate. The copper posts can then compensate for the
thickness differences between the dies.
Depending on the form factor of the copper post, they might
also offer some mechanical flexibility. This is attractive to
manage the differences in coefficient of thermal expansion
SUBMISSION ON IEEE TRANS ON COMPONENTS, PACKAGING AND MANUFACTURING TECHNOLOGY 2
(CTE) between various elements of the package. For practical
reasons, however, the posts presented in this article have a
very low form factor (they are much larger than high), so no
flexibility is expected here. Copper posts with a much larger
form factor (twice as high as they are large, or more) and
with finer pitch (80 µm) have already been presented by other
researchers [12].
Another innovative feature of the structure is the solder-
free approach: the die (with copper posts) and both DBC sub-
strates are bonded together directly, without using any bonding
material. The evaluation of the direct bonding technique was
described in [11]. It is shown that this technique (described
below) offers a very high bonding strength, about half the
tensile strength of copper.
Copper posts could be used for both sides of the die or,
as described in Fig. 1(b), for one side only. The structure
described in this paper has copper posts on one side of the
dies only. The backside of the dies (silver) is directly bonded
to the polished copper substrate. Both sides of the die are
bonded in one step.
III. MANUFACTURING PROCESS
The main step to manufacture the power module from
Fig. 1(b) is to electrolytically grow the copper posts on top
of the dies. This must be performed at the wafer-level, before
the wafer is singulated. In parallel, the copper layer of the
substrate must be polished, to facilitate the bonding process.
Finally, the three elements (two substrate and one die) are
bonded together using a press, in vacuum.
These three steps will now be described in details.
A. Preparation of the dies
Fig. 2 presents the process work-flow required to grow
copper posts on dies.
The starting point is a pre-processed wafer, with the power
devices already manufactured. This wafer must be removed
from the production line just before the dicing step, where it
is cut into individual dies.
In our case, the wafer (6 in, 150 mm) was supplied by
Microsemi and consists in 6×6 mm2, 600 V, silicon diodes
with an aluminium layer on top, and a silver layer on the
back. As we could not process such a large wafer as a whole,
we cut it into squares of 25 diodes each (see Fig. 3). In
the remaining of this article, the term “wafer” will therefore
describe this 25-diode fragment. Please note that the process
presented here can be applied to wafers of any size, providing
suitable manufacturing equipment is available.
A “seed” layer (25 nm Ti for adhesion, 300 nm Cu) is
deposited on top of the wafer by sputtering (Fig. 2(b)) to cover
the aluminium layer and the edge terminations of the diodes.
This continuous layer is used both to provide a metal surface
compatible with the copper posts, and to carry the current for
their electrolytic growth.
The wafer is then placed in a custom-designed carrier, and
laminated (110 °C) with a patterned copper foil and some
thick photosensitive dry film (Dupont Riston PM275, 75 µm-
thick [13]) (c). This carrier provides an electric connection to
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Fig. 2. Process flow of the copper posts manufacturing
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Fig. 3. The wafer fragment (designed here as ”Wafer”) at the beginning of
the process, and at step (e) in fig. 2.
the wafer for the electroplating step, as well as sealing from
the electroplating bath. In step (d) and (e), the photosensitive
layer is exposed and developed (using a 1 wt% solution
of Na2CO3) to form molds for the growth of the posts. A
photograph at step (e) is visible in figure 3. Note that the size
of the posts (900×900 µm2) was chosen for practical reasons.
With a proper development system (spraying system), much
smaller posts are possible, as the nominal resolution of the
photosensitive film is 50 µm.
Some wires are then connected to the copper foil (f), and the
wafer carrier is immersed in the electroplating bath (220 g/l
Cu2SO4, 32 ml/l H2SO4, 0.2 ml/l HCl, 2 ml/l Rubin T200-A,
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Fig. 4. Topology mapping of the wafer fragment after electroplating (a) and
after polishing (b). The color scale is in micrometers, x- and y-axis are in
millimeters.
8 ml/l Rubin T200-G and 2 ml/l Rubin T200-E). A copper
electrode is placed parallel to the wafer carrier, at 30 mm
approximately. The electroplating current (10 mA/cm2) is
supplied by a Keithley 2602A source and measure unit (SMU).
The deposition rate at this current level is approximately
12 µm/h.
After 7 h, the wafer carrier is removed from the electro-
plating set-up, and the wafer is extracted from the carrier. The
top surface is then polished (Logitech PM5, LAAS, Toulouse)
to remove the excess copper and to planarize the copper
posts (Fig. 2(g)). A mapping, performed on a wafer before
and after the polishing using a Dektak 150 profilometer, is
visible figure 4. The large differences in height caused by an
in-homogeneous current distribution during the electroplating
(Fig. 4a) are removed, resulting in a constant post height across
the wafer (Fig. 4b).
The photosensitive film is then dissolved in a 3%wt NaOH
solution. The seed layers are removed by dipping the wafer in
a copper etch solution (Transene APS-100, 1 min), followed
by a titanium etch solution (5 % BOE, 1 s) (Fig. 2(h)). Finally,
the wafer is singulated using a Disco DAD 3220 dicing saw
(i).
Note that all the steps of this process (sputtering, mask-
ing, electroplating, polishing etc.) are commonly used in the
electronic industry. It could therefore be integrated to the
wafer manufacturing. In particular, this would make it directly
possible to produce dies with a suitable topside metal finish
(copper), instead of depositing Ti/Cu on top of the standard
aluminium metallization. The electroplating step takes a long
time (7 h), but this does not seem to be incompatible with in-
dustrial production, as posts with a comparable height (80 µm)
are commonly grown on microelectronic wafers [12].
B. Preparation of the substrates
Direct Bonded Substrates (DBC), from Curamik, are used
for this study. To reduce the surface roughness of their copper
layers (initial Ra>2 µm) , they are polished, starting with
220-grit SiC paper, down to 1 µm diamond paste and 50 nm
silica.
After polishing, the DBC substrates are cleaned in acetone
and ethanol, then de-oxidized using a 5 % HF solution, rinsed
in de-ionized water and dried using a nitrogen blow nozzle.
Once the substrates cleaned, the assembly process is performed
immediately (within one hour) to avoid re-oxidation of the
copper.
C. Assembly process
The direct bonding process, used here to assemble the
sandwich package, is investigated in details in [11]. Basically,
it consists in pressing the elements to be bonded together,
and to heat them up to a given temperature (here from
200 and 300 °C), using a special pressing tool (a so-called
Spark Plasma Sintering –SPS– press). It is comparable to a
thermo-compression, but the bonding strength was found to be
much higher than previously reported, with tensile strengths
measured at up to 261 MPa (to be compared with 365 MPa
for a bulk copper sample).
For the results presented here, due to equipment availability,
two bonding tools are used: the same SPS press as used
in [11] (FCT Systems HP D25/1), and a Rapid Thermal
Annealing (RTA) furnace, equipped with a pressing fixture
(Jipelec Jetfirst 100). Both systems allow bonding in vacuum,
with very fast heat-up ramps. The main difference are the
heating system (Joule heating for the SPS, halogen lamps for
the RTA), and the pressing force (5 kN for the SPS, 0.26 kN
for the RTA). In the SPS, a custom graphite jig [14] is used to
reduce the actual force applied to the assemblies, and to avoid
damaging the dies with an excessive force. As a consequence
of using this jig, the actual force applied to the assemblies
processed with the SPS could not be measured.
The bonding is performed using the following parameters:
heat-up ramp 100 °C/min, bonding time 5 min, bonding
temperature 200 or 300 °C. The whole bonding process takes
place in vacuum.
1) Preliminary electrical test: prior and after assembly, the
diodes are electrically controlled to detect any damage that
could be caused by the packaging process. In both cases, we
use a Keithley 2410 SMU connected to a probe station (with
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TABLE I
SHEAR TEST MEASUREMENTS PERFORMED ON SANDWICH STRUCTURES
BONDED USING SPS AND RTA. F IS THE SHEAR FORCE, S THE TOTAL
CONTACT SURFACE OF THE CU POSTS/SUBSTRATE INTERFACE, AND τ IS
THE CORRESPONDING SHEAR STRENGTH.
SPS RTA
T F S τ T F S τ
(°C) (N) (mm2) (MPa) (°C) (N) (mm2) (MPa)
300 113 2.6 43 300 199 11.8 16
300 184 8.9 20 300 93 7.3 12
300 275 8.4 32 200 133 5.2 25
300 275 8.9 30 200 187 4.0 46
200 181 7.0 25
200 21 1.1 18
200 31.5 5.6 5.6
200 176.5 8.4 21
Fig. 5. Fracture surface after a shear test: most copper posts were separated
from the die (left) and stayed on the substrate (right). In some cases (bottom
right post on the die), the fracture occurred in the silicon, indicating a good
bond quality.
a 4-probe configuration). Forward and reverse characteristic
are performed, but with limited forward current (1 A, limited
by the SMU and the probes) and reverse voltage (limited to
-300 V to prevent arcing in air).
After packaging, all diodes show a small improvement
of their forward characteristic (about 60 mV lower forward
voltage at 1 A current as compared to the diodes with the
electroplated posts), and no change of the reverse current (in
the order of 30 nA at 300 V). The improvement of the forward
characteristic can be attributed to the test conditions: prior to
the assembly, the probes are connected to one copper post
only, hence injecting the current in a localized manner. After
assembly, the probes are connected to the inner copper layer
of the DBC substrate, which spreads the current among all
copper posts.
2) Mechanical testing of the assembly: In [11], the bonding
tests were performed on bulk copper rods only. In order to
make sure that the direct bonding technique worked on more
complex systems, 12 sandwich structures are assembled and
mechanically tested (shear test). The results are visible in
table I, with T being the assembly temperature, F the force
required to separate the top substrate from the die, S the
surface of the interface between the copper posts and the
top substrate, and τ = F/S the corresponding shear strength.
The surface S was obtained by summing the surface of the
posts that remained on the top substrate and the surface of the
imprints left by the posts in the top substrate (when the failure
occurred at the post/substrate interface). Although the copper
Die
Die
MicropostUpper DBC
Lower DBC
100µm300µm
Fig. 6. Cross-section of a DBC/diode/DBC assembly. The diode has micro-
posts on top.
posts and the substrate are polished prior to assembly to ensure
good contact, the surface S is found to be significantly smaller
than expected for all samples: the expected value is 13 mm2
(16 posts with a 900×900 mm2 surface), while the measured
values range from 1.1 up to 11.8 mm2.
Several failure modes can be observed after shear test. As
an example, on Fig. 5, only 2 out of 16 posts remain on the
die. The other 14 separated from the die either at the seed
layer interface, or even within the silicon. The bottom left
post on the substrate in Fig. 5 shows fragments of silicon. On
the other samples (not shown here), the same failure modes
can be observed, albeit in different proportions (more or less
posts remaining on the die, from small cracks in the silicon
up to complete destruction of the die).
Given the small sample count, no significant effect can be
found regarding the bonding equipment (SPS or RTA) and the
bonding temperature (200 and 300 °C). The average shear
strength is 24.5 MPa (with 11.9 MPa standard deviation).
In comparison, the MIL-STD 883 requires minimum shear
strength values always smaller than ≈ 6 MPa [15] (exact value
depends on die size). This standard cannot be applied directly
here, as it is intended for plain die attaches, not for posts,
but it indicates that the values listed in table I are realistic
for the application. Note that some assemblies were attempted
using a non-polished DBC substrate, but they all showed a
poor adhesion (around 20 N), with all assemblies failing at
the post/substrate interface.
The cross-section of another assembly is visible in figure 6.
The interface between the copper posts and the upper DBC is
barely visible.
IV. ELECTRICAL CHARACTERIZATION SET-UP
Thanks to its copper posts, the packaging solution presented
in this paper is expected to offer a very low resistance com-
pared to aluminium wirebonds. The copper posts are indeed
shorter, wider, and copper is a better electrical conductor than
aluminium.
As a consequence, we designed a specific characterization
set-up to perform accurate forward I(V) characterization up to
200 A. It is described in this section, while the measurement
results are presented in section V.
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(a) Bottom side (b) Top side
30 mm
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6 mm
(c) Cross-section of the assembly
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top Cu layer
protuding Cu 
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Fig. 7. Layout of the DBC substrates (a) and (b), and cross-section of the
assembly (c).
A. Test vehicles
Two different packages are investigated, both containing
the same chip model: TO-247 plastic packages (Microsemi,
reference APT60D60BG) and a sandwich package made using
the process described in section III, with a design described
below.
1) TO-247 plastic package: For their characterization, the
diodes are attached to a cold plate which is connected to a
chiller to control the ambient temperature. Kelvin (4-wire)
connections are attached to the leads of the package, as
close as possible to the epoxy molding. This configuration
minimizes the effect of the leads in the I(V) characterization,
but does not cancel-out the resistance caused by the internal
elements of the package, especially the wirebonds.
2) Sandwich package with Kelvin contacts: This package
(see drawings in Fig. 7 and corresponding photograph in
Fig. 8) is designed to allow voltage measurement at various
places, to detect possible current balancing issues that might
be caused by improper bonding of the posts. Some holes are
laser-drilled in the ceramic layer (see Fig. 7(c)) for current
injection. Their location, directly above and below the die, is
chosen to homogenize the current distribution.
A two-step copper etching technique is used to form a
pedestal on the inner surfaces of the substrate. This protruding
part is used as an alignment feature to position the die during
the assembly. It also simplifies the polishing step of the
substrates (section III-B): only the surface directly involved
in the bonding need to be polished, not the entire surface of
the substrate.
Finally, a graphite jig is used to align both substrates
during the assembly. The bonding is performed using the RTA
Fig. 8. The test vehicle (≈ 30×30 mm2), with two identical DBC substrates
around a diode (not visible).
Test supportSpring probes for current injection
ShuntKelvin connections for voltage measurement
Fig. 9. Photograph of the test bench, with a test support for the power module.
The electric circuit is kept compact to reduce stray inductances and to allow
short power pulses.
furnace.
B. Test equipment
A photograph of the pulsed characterization system is
visible in Fig. 9 (with a test support designed for the sand-
wich package). The current is supplied by a power source
(Xantrex XDC 20V-300A) in series with an inductor. A set
of power transistors is used to shunt the power source, and
to periodically divert the current to the test vehicle. A T&M
research aselfic shunt (W-2-005-2FC 0.005072 Ω) is used to
measure the current with accuracy and short response time.
Note that the commutation loop is kept as compact as possible,
to minimize the stray inductances. Overall, this system allows
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Fig. 10. Direct I/V characteristic for diodes packaged respectively in a T0-
247 plastic package, and in the proposed “sandwich” package. Measurements
performed at 20°C.
the measurement with pulses shorter than 10 µs and with
current levels up to 300 A.
V. EXPERIMENTAL RESULTS
The forward I(V) characterizations performed using the set-
up described in section IV is visible in figure 10. Five diodes
are used, two in a TO-247 package, and three in a sandwich
package.
Contrarily to what was expected, the TO-247-packaged
diodes offer a lower voltage drop than those in the sandwich
packages (200 mV lower for a 200 A forward current). Al-
though all 5 diodes satisfy the specifications in the APT60D60
datasheet (typical values: 1.6 V for 60 A, 1.9 V for 120 A),
the relatively higher resistance of the sandwich package is
surprising. For the bonding study presented in [11], the elec-
trical resistance of the bonding interface was so small that we
were not able to measure it with our test setup (limited to a
resolution of 100 µΩ.mm2).
VI. DISCUSSION
Part of the difference could be attributed to the diodes dies
themselves: the dies used in the sandwich and the T0-247
package were probably not manufactured at the same time,
and therefore could exhibit differences in characteristics.
Another explanation is related to the Ti/Cu metallization
that is deposited to allow the growth of the copper posts
(Fig. 2(b)). Surface (square) resistance measurement measured
with a 4-probe set-up (aligned with a 1-mm pitch) are visible
in Fig. 11. The plain lines correspond to the 25 diodes of
an un-processed wafer fragment, and show little dispersion.
The dotted lines correspond to the 25 diodes of a fragment
of the same wafer, after the Ti/Cu metallization. Not only is
the voltage-drop higher, but the dispersion is also much larger.
Identical measurements (not presented in Fig. 11) show that
after chemically removing the Ti/Cu metallization, the surface
resistance returns to its original value (plain lines in Fig. 11),
which proves that the aluminium layer is not affected.
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After sputtering of Ti/Cu seed layer
Fig. 11. square resistance measurement performed on the topside metalliza-
tion of dies in the initial condition (aluminium) and after sputtering of the
seed layer (Ti/Cu on top of the aluminium).
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Fig. 12. SIMS profiles performed on the same wafer as Fig. 11. Metals are
plotted with a plain line (Titanium is barely visible, with a small bump over
the 500 s mark), and the oxides with dotted lines. It appears that there is a
highly oxidized interface between Al and Ti, and that most of the Ti layer is
oxidized.
If the consequence of this higher surface resistance is
obviously an increase in the series (vertical) resistance of
the diode, it is difficult to actually calculate it: we do not
know which element of the Ti/Cu actually causes the increase
in resistivity (is it at the interface between aluminium and
titanium? in the titanium or copper layer themselves?, at
the Ti/Cu interface?). Furthermore, the equations used to
find out the resistivity of a material from surface resistance
measurement were developed for a conductive layer on a
isolating (or semi-isolating) substrate. In our case, the layer
that needs characterization (Ti/Cu) is attached to a thicker
conducting layer (aluminium).
From the process notes, it appears that a pressure change
(increase from 3.10−6 mbar to 6.10−5 mbar) was observed in
the chamber during the Ti sputtering (this can be due to a leak
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or the degassing of the chamber). This might have caused the
oxidation of the Ti layer, and resulted in a higher resistivity of
this layer. This is confirmed by SIMS (Secondary Ions Mass
Spectroscopy, ) measurements performed (“Science et Surface,
Ecully, France) on the same wafer as in Fig. 11 (see Fig. 12).
It appears that the Ti/Al interface is strongly oxidized. Such
measurements were performed for two diodes of the wafer, the
best and the worst diodes from Fig. 11, but the SIMS profiles
are identical.
As stated before, the Ti/Cu metallization is required in
our process to enable copper electroplating on the standard
aluminium finish of the diodes. In an industrial process, this
would not be necessary as the diodes would be directly
manufactured with a suitable topside metal. Power devices
with a thick copper metal layer have recently been intro-
duced [16], and would probably be well-suited to copper posts
interconnects.
VII. CONCLUSION
A power module sandwich structure, based on copper-
to-copper direct bonding has been presented in this article.
Compared to existing solutions, no additional bonding material
(solder or adhesive) is required.
The whole manufacturing process has been presented in de-
tails and demonstrated on a diode wafer. Several modules have
been assembled and show an acceptable bonding strength. One
advantage of this process is that most of the manufacturing
steps take place on the wafer, before singulation (“wafer-scale
packaging”), so many dies can be processed at the same time.
A dedicated characterization set-up has been developed,
including specific DBC substrates and a test bench generating
short current pulses.
Using this set-up, it was found that the resistance introduced
by the sandwich packaging is slightly higher than that of
a conventional TO-247 package. An hypothesis is that this
disappointing result can be attributed to the poor quality of
the Ti/Cu seed layer used for the electroplating of the copper
posts.
If the copper posts were to be implemented in an industrial
process, it would be part of the diodes manufacturing process,
and the Ti/Cu metallization would not be required. Therefore,
we consider that the higher resistance of the sandwich package
as compared to the TO-247 is not an intrinsic problem of the
proposed packaging solution.
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